5



## Abstract of the Disclosure

An integrated circuit thin film capacitor includes multiple layers of conductors separated by dielectric material. The conductive layers are connected to interconnect lands using conductive vias. The interconnect lands can be controlled collapse chip connection (C4) lands that allow the capacitor to be connected to a circuit board. In one embodiment, the capacitor is mounted on a circuit board in close proximity to a processor circuit. The multi layer capacitor of the present invention provides the ability to increase a capacitance value while lowering interconnect resistance and inductance.

Express Mail mailing label number: EL4401(1) 2021/S  October 1 December 1 Murch 29, 2000
Date of Deposit: Murch 29, 2000
Using of popular.
I hereby contry the time plant to the last Post Office to Address of United States Postal Service "Express Mell Post Office to Address of United States Postal Service under 37 CFR 1.10 on the date indicated above and to
enthressed to the Assistant Commissionar for Paleius.
Washington, D.C. 20231 Shawn Hise
Primed Hame:
Characteria.